In this work, a remote power delivery system to charge rechargeable batteries that power a Bio-implanted Electrical Stimulation System (BESS) is first described. A loosely coupled inductive transmitter and receiver system has been used to power a bio-implanted gastric pacer. The receiver coil, rechargeable batteries, battery charging chip and the chip containing stimulation circuitry form a hybrid integrated microsystem. A design methodology for this Remote Power Delivery System (RPDS) is proposed. The BESS chip is also designed for electrical stimulation. It is a special IC chip which takes power from the rechargeable batteries and provides output pulses of 9.9 V amplitude at a frequency of 103 Hz and a duty cycle of 5 %. The BESS chip contains a battery switching circuit and a pulse conditioning circuit which first provides pulses of 3 V amplitude. It also has an internal charge pump and a pulse booster circuit to boost the pulse amplitude to 9.9 V. Hybrid packaging is considered for integrating the implantable electrical stimulation circuitry and the remote power delivery system. Screen printed interconnects are used to integrate the BESS chip, the battery charging chip, discrete components and the receiver circuit of the RPDS.
INTRODUCTION
Bio-implantable devices such as heart pacers, gastric pacers and drug-delivery systems require power for carrying out their intended functions. These devices are usually powered through a battery implanted within the system or are wired to an external power source. From the early pacemaker designs with electrode leads protruding out of skin to the latest cochlear implants with RF power delivery systems, power delivery has always been a significant practical issue to contend with. Quality of life for the patient, limited life time of implanted batteries and risk of infection through wires protruding out of skin are three major factors instrumental in the choice of wireless power supply for bio-implants. With the production of miniature rechargeable polymer lithium-ion batteries, wireless power supply systems are looked upon favorably for uninterrupted operation of bio-implanted systems. Inductively coupled power delivery systems at radio frequencies [1] [2] [3] [4] [5] [6] ranging from a few kHz to a few MHz have been designed for various power requirements in bioimplants. Artificial heart system 2 , auditory prosthesis 3 , neuromuscular stimulation 4, 5 , measurement of intraocular pressure 6 and safe and intelligent battery charging 7 in electric vehicles have been attempted using inductive coupling. Functional Electrical Stimulation (FES) for therapeutic purposes has seen a significant growth in the past two decades. The application most commonly associated with FES is the controlled stimulation of muscles in order to restore a lost or damaged function 8 . In order to necessitate the direct subcutaneous stimulation, bio-implantable systems are developed which incorporate the circuitry for generating the required electrical signals. In literature FES has been used to rectify the spinal cord injury 9 , inhibit pain in dorsal columns 10 , and for retinal prosthetic devices 11 .
In this work, a battery powered Bio-implantable Electrical Stimulation System (BESS) has been developed for stimulating the gastric muscles to overcome the obesity problem. The system generates the required electrical signals * E-mail: ajmera@ece.lsu.edu, phone: (225) 578-5620, fax: (225) 578-5200. needed for gastric muscle stimulation. BESS includes a novel and custom designed IC chip called the BESS chip for generating these required electric pulses. These pulses are used for dual polarity excitation of two bio-implanted electrodes. In this work, a loosely coupled inductive RPDS has been used to power this bio-implantable gastric pacer. The transmitter coil is worn around the waist periodically while the receiver coil is a part of the bio-implanted system. A full wave rectifier with a voltage doubler circuit is used for conversion of ac voltage to the required dc voltage. This dc voltage supplies power to the battery charging chip which is used to safely and appropriately charge a rechargeable lithium ion battery. The charging chip input requires a minimum dc voltage of 4.7 V and a dc current of 100 mA to charge the battery. This implies an effective load of 47 Ω and load power of 470 mW. The coupling between a transmitter coil and receiver coil when the diameters are markedly different is analyzed in this work. A design procedure is established based on the load and voltage required at the load. An analytical model is developed with the help of a simple matlab code. An attempt has been made to model coil parasitics at high frequency. Variations in the power delivered to a load as a function of resonance frequency and radial coplanar displacement of the receiver coil axis from the transmitter coil axis are examined. Hybrid integration has been used to integrate the BESS chip as it saves space and improves reliability. Silver electrodes are screen printed on a flexible substrate. The hybrid integrated implantable part of the system is 1" × 0.75" in size to fit inside the receiver coil. Figure 1 shows the basic elements of the RPDS. Hybrid integration is employed for the bio-implantable part of the RPDS system. The basic technique in this RPDS is to establish magnetic coupling between a remotely located receiver coil and a transmitter coil. The induced voltage in the receiver coil is then rectified and regulated. This dc voltage is then used to power the battery charging IC chip. The flux linkage between the transmitter and the receiver coils determines the power transfer efficiency of the inductive link. Coil sizes and separation among other parameters characterize the coupling factor. Figure 2 shows a schematic of the transmitter and receiver coil arrangement.
REMOTE POWER DELIVERY SYSTEM (RPDS)

Coil Designs
In the gastric pacer system, the transmitter coil is worn periodically as a waist belt to charge the battery. The receiver coil is implanted outside the stomach and is positioned coplanar and concentric with the transmitter coil thereby forming a loosely coupled inductive system. Transmitter coil design for a prototype system comprises of a 10 AWG, 57 turn (N 1 ), enamel coated heavy insulation magnet wire coil 16.05" in diameter (D 1 ), 2" in height and 0.3" in thickness. Calculated values of parasitic transmitter coil turn resistance and capacitance are 0.24 Ω and 47.6 pF respectively. The receiver coil design comprises of a 20 AWG, 30 turn (N 2 ), enamel coated single insulation magnet wire coil 1.34" in diameter (D 2 ), 0.50" in height and 0.0625" in thickness. The receiver coil weighs 14.8 gm. Calculated values of parasitic receiver coil turn resistance and capacitance are 0.107 Ω and 2.61 pF respectively 12 . The coil set was designed using formulas provided in reference [13] . Measured values matched the calculated values for the coil set. The mutual inductance M between two concentric coplanar and coaxial coils can be described by ) ( 2 [14] . The coupling coefficient k is 1.54 %.
Link Efficiency for uncompensated transmitter and receiver coils
The power transfer efficiency and coil power delivery capacity depend on the link efficiency and VA rating of the receiver coil respectively. The link efficiency of an inductively coupled circuit is the product of the transmitter and receiver coil efficiencies. The efficiency of each coil in the coupled system can be individually calculated as the ratio of the power delivered to the next stage to the total power handled by the coil. Since, in loosely coupled inductive links, mutual inductance between the transmitter and receiver coils is very low, a large uncoupled inductance exists. This uncoupled or leakage inductance effect can be canceled out by connecting an external capacitor either in series or in parallel with the circuit. The process of addition of such a resonant capacitor is known as coil compensation. Henceforth, in this paper, coil compensation refers to compensation of both transmitter and receiver coils unless otherwise indicated. The behavior of inductively coupled circuits can be analyzed by considering reflected impedance of the coupled receiver circuit onto the transmitter side. Fig. 3 shows the arrangement of an uncompensated inductively coupled circuit and its equivalent transmitter circuit. In this work, a large difference in coil diameter values and lack of a high permeability core renders the designed system to be a loosely coupled system with a low coupling coefficient and a high leakage inductance. For a sinusoidal steady state case, the reflected impedance Z R of the receiver circuit into the transmitter can be expressed as:
. Here, L T and L R are the self inductance values for the transmitter and the receiver coils respectively, R T and R R are the parasitic turn resistances of L T and L R respectively, ω is angular frequency and R L is the load resistance. Link efficiency η for the case shown in Fig. 3 can be represented as:
. This expression for link efficiency has been further optimized in reference [15] . It is evident that the link efficiency depends on coupling coefficient and is generally low for weak coupling such as in the present case.
Link efficiency for compensated transmitter and receiver coils
The large leakage inductances of the transmitter and receiver coils call for adequate compensation. The transmitter capacitance topology will compensate the reflected reactance and the transmitter coil inductance thereby reducing the VA rating of the coil driver. This also provides incentive to set the coil operating frequency to the receiver coil resonance frequency. Series compensation has been chosen for the transmitter coil as this reduces the required voltage rating of the coil driver 16 . Parallel compensation is utilized for the receiver coil. Figure 4 shows a lumped equivalent model for the RPDS along with the voltage doubler circuit utilized in this work. Here, C ST and C SR are the parasitic turn capacitances
associated with the transmitter and receiver coils respectively and C T and C RE are respectively the compensation capacitors for each side. An analytical model has been developed for the above circuit wherein it is assumed that the operating frequency is at least a factor of ten below the self resonance frequency of the transmitter coil. Under this assumption, the effect of the parasitic capacitor C ST can be neglected. As in the previous section, the general expression for the reflected impedance of the receiver circuit Z R for the compensated case is:
Here, C R =C SR +C RE. The self resonance frequency of the receiver coil when compared to the transmitter coil, in the present case, is much higher. Hence the transmitter coil sets the limit for operating frequency maximum. Also, the resonance frequency or ω of the receiver coil can be obtained by deriving an expression for the receiver coil impedance Z REC . We have:
. The transmitter coil compensation capacitor C T is chosen such that both transmitter and receiver coils resonate at the same operating frequency o ω = or ω . The link efficiency η at o ω is given by:
Coil parasitics, skin and proximity effect model
Coil parasitics can dictate the behavior of coupled coils at high frequencies. The ac resistance of a solid copper wire can be quite different from its dc resistance due to skin effect. When the wire is wound in a coil, there is an added loss in each turn associated with induced eddy currents due to a fluctuating magnetic field. There also occur some dielectric losses due to resulting distributed capacitances, but with a carefully chosen dielectric, these losses can be reduced to 10-20 % of the total losses. Designed link efficiencies and power output are often not met because of improper modeling of these parasitics. In this work, an attempt has been made to model skin and proximity effects at higher frequencies. A model has been developed and implemented with the help of a Matlab code for both the transmitter and the receiver coils. Figures 5 and 6 show variation in ac resistance with frequency for the transmitter and receiver coil respectively. Differences between the dc turn resistance values (of 0.24 Ω for transmitter coil and 0.107 Ω for receiver coil) and ac resistance values at higher frequencies are evident from both plots. Parasitic capacitance between turns has been obtained from measurements for both the transmitter and the receiver coils utilizing the calculated ac resistance values. This has helped in the design of more accurate series and parallel compensation capacitors for the transmitter and receiver coils thereby optimizing power delivery to the receiver coil. Figure 7 shows the link efficiency as a function of coil operating frequency for both the compensated and the uncompensated case. Here, in the compensated case, the transmitter coil has been compensated in series and the receiver coil in parallel in such a way that both coils resonate at the same operating frequency (ω o =ω or ). The actual ac resistance of coils has been included in this simulation. It is evident from Fig. 7 that link efficiency does improve with coil compensation, especially at higher frequencies.
BESS IC CHIP DESIGN
The gastric stimulation system design utilized in this work requires pulse waveforms shown in Fig. 8 . The design specifications call for pulses of frequency 100 Hz with a pulse width of 0.45 ms having amplitudes in the voltage range V a r i a t i o n i n t r a n s m i t t e r t u r n r e s i s t a n c e w i t h f r e q u e n c y Link Efficiency 10 V as shown in Fig. 8 (b) 17 . These pulses are present during the 3.23 s pulse ON time of Fig. 8 (a) . These pulses of voltages up to 10 V are to be generated by on-chip circuitry of the battery powered Bio-implantable Electrical Stimulation System (BESS). Since current IC technology employs a lower supply voltage, the 10 V pulses are achieved in this work from a lower battery voltage in two steps. First, the pulses are generated with lower voltage amplitude but having the required characteristics for ON/OFF durations from circuitry that utilizes a lower power supply voltage. Next, using appropriate voltage converter stages the necessary amplification in the pulse voltage is achieved. The initial chip design results have been reported elsewhere 17 . Further modifications to the initial design are reported here. Figure 9 shows a block diagram of the BESS IC chip designed to generate the required pulses shown in Fig. 8 . The BESS IC chip is powered by a rechargeable battery supplying a voltage of 3.7 V. A two battery system is used so that when one battery is under use, the other can be recharged by the RPDS. The discharged battery is recharged when the external transmitter coil is connected for remote power transmission. A battery switching circuit (BSC), decides which battery supplies power to the circuitry and alternatively switches between the two batteries. The output of the BSC is a constant voltage. The pulse generator circuit is used to generate pulses of the nature described in Fig. 8 but the pulse amplitude is set at the output voltage level of BSC. The output stage contains circuitry which is needed to boost the amplitude of the pulses generated by the pulse generator circuit to 10 V. It contains a charge pump circuit for DC-DC conversion, a pulse booster circuit to achieve the necessary boost in the pulse amplitude and a circuit for generating dual polarity pulses to excite the two connected electrodes alternatively.
Battery Switching Circuit (BSC)
Two rechargeable batteries Bat-1 and Bat-2 are connected to the rest of the circuit through the BSC. The BSC shown in In the present application, the high state is represented by the voltage range from 3 V -3.7 V. Four transistors S1 to S4 are used as switches. Two PMOS transistors S1 and S2 act as gate controlled switches. NMOS transistors S3 and S4 are uni-directional switches and supply the battery voltage to the rest of the circuit. The voltage supplied to the rest of the circuit is equal to the battery voltage less the threshold voltage of these switches. A start up circuit in Fig. 10 comprises of two inverters connected in buffer configuration. The power supply to the inverter I1 is provided by Bat-1, while the power supply to inverter I2 is from the drain terminal of switch S2. The start up circuit avoids the ambiguity of which battery supplies the power to the rest of the circuit. Initially, at the time of start-up if both batteries are fully charged, without loss of generality, switch S2 is assumed to be closed. The output of the voltage detector VD2 will be high. This pulls down the inverter I1 output to 0 V and pulls up the output of inverter I2 to logic high. Switch S1 is now open and switch S2 is closed connecting Bat-2 alone to the output going to the rest of the circuit. When the voltage in Bat-2 drops below 3.05 V, the output of the voltage detector VD2 goes low. This causes a change in the output of start up circuit and pulls the gate of switch S1 to 0 V. Switch S1 closes and makes the output of voltage detector VD1 to go high. This disconnects switch S2 and now Bat-1 acts as the power supply to the rest of the circuit. Bat-2 now can be recharged to 3.7 V through the RPDS. Likewise, Bat-1 can be recharged when Bat-2 is supplying the power. The BSC is designed to deliver an output voltage equal to the battery voltage less the threshold voltage of either of the uni-directional switches S3 or S4 depending on whether Bat-1 or Bat-2 is supplying the power respectively.
Pulse Generator Circuit (PGC)
An internal clock of 50 % duty cycle is first generated with pulse ON time equal to 0.45 ms. Then by using sequential circuits necessary delays are provided between pulses to achieve required duty cycle of 4.5 % and frequency of 100 Hz. Similarly for the pulse waveform of frequency 0.12 Hz and duty cycle 38.5 %, an internal clock of 50 % duty cycle is first generated and by incorporating sufficient delays the waveform of required frequency and duty cycle is achieved. The block diagram of the PGC shown in Fig. 11 generates the pulses of required frequency and duty cycle but at amplitudes of 3 V. The PGC uses two astable multivibrator circuits AS1 and AS2 to generate internal clocks of frequency 4.7 kHz and 0.3 Hz, respectively. Both clocks have a 50 % duty cycle. The pulse conditioner PC1 from the applied input of a clock of frequency 4.7 kHz from the astable multivibrator AS1 output generates an output pulse waveform at a frequency of 100 Hz and 4.5 % duty cycle at amplitudes of 3 V. Pulse conditioner PC1 is a sequential circuit designed using a master slave JK flip flop and combinational gates. The output of the astable multivibrator AS2 is a clock of frequency 0.3 Hz, which is applied as the input to the pulse conditioner PC2. The pulse conditioner PC2 is also a sequential circuit and is used to generate an output pulse waveform of frequency 0.12 Hz and duty cycle of 38.5 % at amplitudes of 3 V. The output of both the pulse conditioners PC1 and PC2 are passed through an AND gate to get pulse waveforms of required specifications at amplitudes of 3 V. The experimental results of the PGC are presented in Sec. 5.
Output stage
The PGC generates pulses of required frequency and duty cycle but at amplitudes of 3 V. In order to boost the amplitude from 3 V to 10 V, an output stage is designed. The circuitry involved in the output stage is discussed below.
Five stage charge pump circuit
A charge pump circuit is used for DC-DC voltage up conversion to provide higher output voltage compared to the input supply voltage. The five stage charge pump design is based on Dickson charge pump 18 circuit to achieve the required voltage conversion from 3 V to 10 V. An astable multivibrator circuit has been designed to generate the complementary clock signals required for the charge pump circuit. The circuit uses coupling capacitors at each stage and a load capacitor stores the final pumped up voltage 18 .
Pulse Booster Circuit (PBC)
The output stage contains a Pulse Booster Circuit (PBC) to boost the pulse amplitude from 3 V to 10 V. A novel idea has been developed to boost the pulse voltage and this is applied in implementing the PBC and is shown in Fig. 12 . The load capacitor of the charge pump C load is charged to a steady state voltage of 10 V and this constant voltage is taken as the supply to the PBC. Pulses of amplitude 3 V from the PGC are provided as the input to the PBC. Transistors M1 and M2 are diode connected transistors and conduct current in one direction only. These transistors provide the conduction path for current to charge the capacitor C boost by uni-directional charge sharing from C load to C boost . The M3-M6 transistor combination forms a buffer circuit whose output is same as the input to the NMOS transistor M4 except that the amplitude of the output is boosted to 10 V. When the input pulse is at 0 V, transistor M4 is off, the capacitor C boost gets charged to V a = V c -V t1 -V t2 where V c is the voltage stored on capacitor C load and V t1 and V t2 are the threshold voltages of transistors M1 and M2. The gate voltage of the PMOS transistor M3 is same as the voltage V a . Since the gate-tosource voltage of M3 which is (-V t1 -V t2 ) is less than the threshold voltage V tp of a PMOS transistor, the PMOS transistor M3 turns on and pulls the gate of the inverter formed by transistors M5 and M6 to logic high. This pulls the output of the PBC down to 0 V. When the input pulse to M4 has a transition from 0 V to 3 V, the voltage on the top plate of the capacitor C boost and hence the gate of M3 rises to (3 + V a ) V. The gate-to-source voltage of PMOS transistor M3 is now 3 -V t1 -V t2 , and is greater than the threshold voltage V tp of PMOS transistor M3. Transistor M3 now turns off. Transistor M4 turns on sending the M5-M6 inverter output to logic high or V c . Choice of two diode connected transistors in the PBC design provides enough threshold voltage drop so that the PMOS transistor M3 is turned off or on depending on whether the input pulse is high or low, respectively. The output pulses of the PBC are boosted to 10 V in amplitude but the frequency and duty cycle of these pulses are same as that of the input pulses supplied from the PGC. 
Dual Polarity Pacing (DPP) circuit
The high voltage pulses from the PBC are applied to two connected electrodes by using a dual polarity pacing circuit. The circuit shown in Fig. 13 uses a master slave JK flip flop to alternate the pulses between the two electrodes. Pulse Proc. of SPIE Vol. 5763 27 waveform provided from the PBC is connected to the clock input of the JK flip flop in Fig. 13 . By connecting the inputs J and K to the charge pump output, the JK flip flop acts as a toggle or T-flip flop. This negative edge triggered flip flop toggles or changes its state at every falling pulse edge. The experimental results of the DPP circuit are presented in Sec. 5.
HYBRID PACKAGING
Hybrid integration offers space and weight saving over discrete components and also increases reliability. A ceramic as well as a flexible substrate for hybrid packaging is utilized here. Figure 14 shows interconnect pattern on a flexible kapton foil while Fig. 15 shows the same on a ceramic substrate with surface mount capacitors. The output of the IC is given to a set of silver conducting electrodes. The self supporting electrodes are printed on a 100 µm thick flexible polyimide substrate which is spun on a silicon wafer at 750 RPM and baked at 150 ºC for 5 min first, and then at 350 ºC for 30 min, prior to being peeled off the substrate. A 12"×12" (internal dimensions) polyester screen of mesh count 305 and 50 % open area is used for screen printing silver paste. The screen is coated with 0.6 mil thick E-11 emulsion (Sefar America) and is exposed through the interconnect pattern mask and developed. A special exposure apparatus is set up for this purpose. It consists of a 360 nm UV light source and a wooden holder placed one meter away to hold the screen. At this distance the intensity of UV light is 1.4 mW/cm 2 and exposes exactly one fourth of the screen. A high contrast transparency mask is placed in front of the screen and exposed to UV light in contact mode for 9.5 min. This is repeated four times to expose full screen, after which the screen is developed in water and dried. The off-contact screen printing gap was 2 mm, print speed was 2.2 cm/s and the post-deposition firing temperature was 90 ºC for 30 min. The capacitors are mounted with a silver epoxy as epoxies generally have lower curing temperatures and are environmentally friendly compared to solder paste. The epoxy used in this work is cured at 70 ºC for 45 min.
RESULTS AND DISCUSSIONS
A voltage doubling full wave rectifier in the RPDS provides a higher voltage output from the weakly coupled coils employed here. Optimization of the link efficiency is of primary importance in a loosely coupled inductive system while the efficiency of the rectifier is a secondary concern. The use of series capacitors can double the dc voltage for high loads without increasing the voltage ripple. The output of the voltage doubler circuit is fed to a lithium-ion battery charger chip (MIC 79050, MICREL). The latter provides a simple cost effective solution for battery charging. The charging chip specifications require a minimum voltage of 4.7 V dc and a current of 100 mA. This implies an effective load of 47 Ω and load power of 470 mW. Considering other power losses, the design power was estimated to be 670 mW. The regulated output voltage of the battery charger chip is 4.2 volts at 100 mA. Parasitic modeling employed in this work has resulted in the design of accurate series and parallel compensation capacitors for the transmitter and receiver coils thereby optimizing power delivery to the receiver coil. Simulation utilizing Matlab showed the maximum power delivery to occur near resonance frequency of 20 kHz. Test measurements on the coil concur with the design simulations. Figure 16 shows the variation in power delivery at 20 kHz and 40 kHz with coplanar radial displacement of the receiver coil axis with respect to the transmitter coil axis. Here, the receiver coil is moved inside the transmitter coil on a coplanar diametric line. From Fig. 7 , one expects higher link efficiency with frequency. But, in practice as seen from Fig. 16 , unaccounted coil parasitics at higher frequencies may hinder full compensation. The variation in coil inductance, parasitic turn resistance and capacitance at higher frequencies may hinder total compensation. At a resonance frequency The second generation BESS IC chip has been designed, simulated and subsequently fabricated in 1.5 µm n-well CMOS process technology. The microphotograph of the IC chip is shown in Fig. 17 . In order to drive the electrodes, capacitors with high values are required. Hence the BESS IC chip design utilizes external capacitors and resistors. Hybrid integration is used to make the overall system compact. Circuit simulation in SPICE predicted the BSC output of 3 V. The experimentally measured value on the fabricated chip was 2.2 V. This is attributed to the loading effect of the rest of the circuit. The output, however, does remain constant irrespective of the voltage variation in the battery. The designed five stage charge pump is tested using external capacitors values of 100 nF for the coupling capacitors and 1 µF for the load capacitor. The charge pump achieves the required output voltage as is evident from the experimental results of the PBC shown in Fig. 18 . The PBC generates an output pulse train at an amplitude of 9.9 V, frequency of 103 Hz and duty cycle of 5 %. The respective design values are 10 V amplitude, 100 Hz frequency and duty cycle of 4.5 %. The experimental results of Fig. 18 closely meet the designed specifications. The obtained pulse amplitude of 9.9 V clearly indicates that the charge pump is able to boost the input voltage from 3 V to 9.9 V. The output of the PBC is applied as the input to the DPP circuit. The experimental results of the DPP circuit are shown in Fig. 19 . As seen from this figure, two pulse trains are of the same voltage value. The actual frequency of each individual pulse waveform is dropped by a ratio of 0.5 compared with the actual output frequency of the PBC. These alternatively occurring pulses are used to excite the electrodes to achieve dual polarity pacing for electrical stimulation. These pulses appear for 4 seconds and remain at 0 V for the next 6 seconds close to the design values indicated in Fig. 8 . Figure 20 shows the lay out of a portion of the hybrid system containing the BESS IC chip and the discrete components for electrical stimulation to be integrated with the RPDS. While packaging, a serious epoxy flow problem was observed that tended to short out the small surface mount capacitors. The epoxy flow problem is resolved by 1) increasing the distance between bonding pads, 2) increasing the bonding pad size and by 3) mounting the capacitors on the bonding pads first and then dispensing small quantities of epoxy at the capacitor lead ends. However, a design change in the IC chip has now eliminated the need for the smallest capacitors which were causing the most serious problem.
CONCLUSIONS
A remote power delivery system (RPDS) for a bio-implantable electrical stimulation system (BESS) was successfully modeled and fabricated. A maximum power of 1.33 W was obtained across a 65 Ω load at a resonance frequency of 20 kHz. This exceeds the minimum requirement of 470 mW and an estimated design power value of 670 mW. This provides for flexibility in the choice of input supply voltage to the transmitter coil and choice of location for the bioimplanted receiver coil. The polymer lithium-ion battery has been successfully recharged by the RPDS. A detailed model had been developed in this work to account for skin effect and parasitic coil capacitance values for more accurately predicting the coil response at higher frequencies. The remote power delivery system developed here can be utilized for a number of other bio-implantable devices, sensors and actuators. There is need to further improve the coil high-frequency model specifically involving parasitic capacitance estimation and to develop a model to estimate linkage efficiency in finite size coplanar coils with radial-axial displacements. The BESS IC was designed to generate 10 V pulses at a frequency of 100 Hz and a duty cycle of 4.5 %. This has been achieved using 3.7 V rechargeable batteries. The IC chip incorporates a novel battery switching circuit for controlling the supply from the batteries to the pulse generator circuit and the output stage. The required pulse amplitude is achieved from a low battery voltage through a charge pump circuit and a pulse booster circuit based on a new concept to boost the pulse amplitude. The BESS IC chip was designed and fabricated in 1.5 µm CMOS n-well IC technology. The fabricated chip resulted in desired bipolar pulses of 9. 30 Proc. of SPIE Vol. 5763
